# Predictive Analysis of Chip Retest for Semiconductor Final Test

IE3100R Systems Design Project | Group 19 | Department of Industrial Systems Engineering and Management



**Group Members:** Chan Tze Kin, Chen Xiaolin Lim Li Yi Stephanie, Xu Mingwei

### **Infineon Supervisors**

Mr Ng Bo Yan Mr Hee Boon Kiet

### **SDP Supervisor:** Associate Professor Ye Zhisheng



# **Project Objectives**



Prove that retest redundancy is predictable Analysis of historical test data and build predictive model



# **Key Skillsets**







### Modelling

Statistical analysis and machine learning modeling

## **Semiconductor Manufacturing**

In semiconductor chip manufacturing, chips go through a vigorous testing process before they can be shipped out to customers. This is known as the final test stage in the manufacturing process, and it ensures that the customers receive chips that are of high reliability.

However, this testing process has potential for error which results in the false rejection of chips. False rejection of chips could happen for a variety of reasons not limited to issues related to test equipment. Hence, retest procedures were introduced to help investigate suspected false rejections and increase yield.



# **Problem Description**

False rejection of chips lowers the manufacturing yield for the company resulting in loss due to unsold and disposed products. At the same time, it is unreasonable to retest every lot of failed chips as retesting lots can be costly in terms of time and resources for the company. Hence, it is

important to be able to selectively send lots to

retest in order to maximise recovery

and minimise unnecessary testing.







ctio

Φ

Φ

S

D

tu

**ea** 

## **Results**

## **Performance Metrics**

### **Selection Criterion:** Precision = TP / (TP + FP) as the most important criterion

**Reasoning:** High precision indicates a low false-positive rate. Under this project, falsepositive indicates that the group predicted the chip-retest to be redundant where actually the retest is not redundant. From a cost perspective, wrongly discarding a lot of chips is more costly than conducting additional rounds of retesting.

### Final Model Selection: Random Forest (Overall the best)

## **Model Performance**



Logistic Regression Precision: 0.5197

Recall: 0.6667



### F1-score: 0.5841 **Random Forest** Precision: 0.6738 Pocall: 0.4798









#### Ex. Random Forest Feature Selection Performance



## **Recommendations and Future Study Directions -**

- The current predictive model serves as a useful guideline to predict redundancy
- To improve the existing model, a dataset of a larger scale should be chosen to avoid issues such as imbalanced data and limited sample size for selected basic types
- A more robust machine learning model could be chosen to reap the global maximum score during Hyperparameter Tuning stage